



1 / 34

FIG. 1





3 / 34

FIG. 4





FIG. 5



5 / 34

FIG. 6










FIG. 9

FIG. 10



This diagram is a cross-sectional view of a semiconductor device. It shows a substrate with a patterned layer 52, a layer 51, and a stack of layers 3, 4, 6, 8. A coordinate system (X, Y, Z) is shown.



12 / 34

FIG. 13





FIG. 14



14 / 34

FIG. 15






FIG. 16



[illegible]

17 / 34

FIG. 18





FIG. 19

FIG. 19
PRIOR ART



19 / 34

FIG. 20




FIG. 21




FIG. 22




FIG. 24

FIG. 24




FIG. 25






FIG. 27



27 / 34

FIG. 28



103094-103097




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 35

